INTRODUCTION
The current attractiveness for continuous time delta sigma converter is largely due to the fact that it is possible to make them work at higher frequencies than their equivalent discrete time implementation. This specificity is widely used in order to increase the bandwidth or the resolution of the converters. This uninterrupted augmentation of sampling frequency induces an amplification of the ratio between jitter and clock period, making less and less negligible the influence of jitter on the converter performances.
Jitter impact on continuous time delta sigma converter is a tricky problem. The need of a better comprehension of the phenomena and an accurate estimation of the jitter degradations is nowadays still high. In the present paper, our new approach of the jitter problem will be described.
In section II, after a quick reminder of the jitter impact on discrete time delta sigma converters, we will focus on the specificity of continuous time implementation regarding clock jitter and explain our approach to analyze this problem. Hence, we will derive the complete set of equations describing the impact of jitter on a 2 nd order modulator and discuss about the possibility to extend this result to more complex architectures. Finally in section IV, the equations accuracy will be verified via some numerical comparisons with simulations.
II. INFLUENCE OF JITTER ON DELTA SIGMA CONVERTERS
In a discrete time delta sigma '7 ), the input signal is sampled before being converted. So analyzing clock jitter on those converters is equivalent to the investigation of irregular sampling problem [1] . This assumption can be done as long as the imperfections of the clock do not perturb the transfer function of the converter loop. Under the assumption of a white phase noise for the clock signal, the maximum achievable signal to noise ratio (SNR) of a discrete time converter is given by: (1)
In this formula, σ is the standard deviation of the Gaussian distribution of the jitter at each clock edge; OSR is the oversampling ratio, and I is the maximal input frequency. Despite the important restrictions for the application of this equation, white phase noise and sinusoidal input WKLV IRUPXOD LV ZLGHO\ XVHG IRU WKH GHVLJQ RI '7 Unfortunately, in continuous time delta sigma converters &7 ) the jitter impact can not be reduced to the irregular sampling problem, and so (1) is inappropriate. The main reason why this equation is not valid any more is the fact that the sampling element in &7 is not in front of the loop but inside it, see Figure 1 . Moreover, in continuous time implementation the quantization noise introduced by the inner ADC is also responsible of losses linked to the clock imperfections.
Several articles have already been published on the specific topic of jitter in CT >2]- [4] , giving us some interesting clues to understand the phenomena. In our approach of the jitter problem, we have decided not to make any initial assumption on the impact of this imperfection. So the first step of the study is to identify all possible errors introduced by jitter; only after this phase a mathematical estimation of the errors will be practicable. The source of this error is the continuous time input signal x(t). Thus this error happens in both discrete and continuous . However the quantity of noise introduced by sampling errors is quite different whether the implementation is continuous or discrete. In a &7 , the input signal is processed by the loop filter before being sampled.
,QWHJUDWLRQ HUURU
This kind of error is specific to continuous time delta sigma converters and is related to the couple DAC/loop filter. Indeed, the processing of the jittered DAC output by the loop filter is responsible for the introduction of errors.
It is obvious that every clock non ideality modifies the timing diagram provided by the DAC. Those slight timing variations, normally processed by the continuous time filter, introduce voltage errors on every stage of the loop filter. The errors introduced in the loop filter by the variation of the integration period are defined by the term "integration errors". The number of integration errors is equal to the modulator order since there is one voltage error at each integrator output.
In spite of the localization of integration errors inside the loop filter, the DAC implementation has a strong influence on those errors. Indeed the DAC is the triggering element of integration errors, so every modification of its implementation induces important changes in the resulting errors. It is for example well known that CT XVLQJ switched capacitor DAC are less sensitive to jitter than those with non return-to-zero (NRZ) DAC.
To conclude this phase of identification of the jitter errors, the impact of clock imperfections can be summarized as the introduction of N+1 errors for an N th order modulator: one sampling error and N integration errors. 
III. ANALYTICAL EVALUATION OF JITTER DEGRADATION
In the previous section, the errors introduced by jitter have been identified; we now need to quantify them in order to derive a mathematical expression of the performance degradations. First the complete set of equations for a 2 nd RUGHU PRGXODWRU ZLWK 15= IHHGEDFN will be established. Then we will show that it is possible to extend those formulas to other architectures.
The architecture of the considered converter and the localization of the jitter errors are given on Figure 2 . For the following calculations the classical linear model of modulators will be used. This means that the non-linear quantizer is replaced by a white noise adder.
(
VWLPDWLRQ RI LQWHJUDWLRQ HUURUV
The input signal is continuous and directly applied to the loop filter; it is thus correctly processed by all the continuous time blocs preceding the sampler without introducing integration errors. Therefore to estimate the integration errors we simply assume that the input signal is null.
Consider W the jitter error during the N th clock period, that is to say from the instant W Q7 to W Q7 W. Throughout the period, the voltage 9GDF is constant and sent back to the loop filter trough D and D, which is the principle of NRZ feedback. The perturbation of the integration time due to the jitter W introduces two integration errors, e1 in the first integrator and H in the second stage of the modulator.
The error H is due to the fact that D 9 is integrated during 7 W instead of 7 . This error is generated within the first stage of the thus an equivalent voltage error 9H at the input of the first integrator can be computed. 
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In order to derive the power spectral density (PSD) of this error 6 I, we can calculate the Fourier transform of its autocorrelation function. The autocorrelation function U of the error H is given by:
where E denotes the expectation operator, U and U are respectively the autocorrelation functions of the feedback voltage and timing jitter. By applying the Fourier transform to (3), the error spectrum can be found:
The symbol ⊗ represents the convolution operator.
If we multiply this spectrum by the signal transfer function STF of the modulator and replace the temporal jitter spectrum 6 by the phase noise spectrum 6 , the equation of the PSD of the error e1 at the output of the converter the ), ( 2 ) ( that Knowing derived. be can [ ]
Of course, the same calculation method can be applied to the error H, introduced within the second stage of the modulator. The equation is just a little bit more complex because H has got two components, the first part of the error is due to the single integration of D 9 , and the second one to the double integration of D 9 .
where 9 is the output voltage of the first integrator, which is the integral of 9 .
From this equation an equivalent second stage voltage error 9H can be derived. Furthermore, the quantities 7V and W are quite smaller than 1; consequently two terms of (6) can be neglected and 9H approximated to:
Finally, if the Fourier transform of the autocorrelation function of 9H is calculated and multiplied by the transfer function 7) between the input of the second stage and the output of the modulator, we can derive an expression ( )
In this chapter, the PSD expressions of the two integration errors have been calculated.
(VWLPDWLRQ RI WKH VDPSOLQJ HUURU
In section II, we have stated that one part of the jitter error is linked to the discretization of the input signal by the
&7
Even though this jitter degradation is easily understandable, the input signal being sampled when it gets through the modulator, we lack a detailed explanation of the phenomenon allowing us to analytically define an exact formula of the sampling error PSD.
From extensive observations and simulations of jitter in

&7
LW FRPHV RXW WKDW LQ 15= IHHGEDFN , the errors introduced by jitter in relation with the input signal are equal to the errors that would happen if the input signal was filtered by the STF of the modulator before being sampled. This behavioral analysis has no physical meaning since
E\ D 67) HTXLYDOHQW EORFk followed by a sampler is irrelevant. However it allows us to quantify the sampling error and to give an easy and understandable equation.
The PSD of the errors introduced by an isolated sampler is given by [5] :
If this equation is applied to our specific case, the following mathematical equation is obtained. This formula gives us the PSD of the errors introduced by clock jitter in relation with the input signal.
From the three PSD equations, (5) (8) and (10), two essential remarks can be made. First, the dependency of jitter degradations to quantization noise, which is a specificity of , is confirmed by (5) and (8) . The second remark relates to the importance of phase noise profile. All formulas present a convolution involving phase noise, so the knowledge of the clock imperfections is a prerequisite for a good estimation of jitter degradations.
With the estimated PSD of all the errors introduced by the jitter in the CT LW LV TXLWH VLPSOH WR ILQG the SNR degradation. Indeed, we just have to integrate (5), (8) and (10) on the right range of frequencies. In section IV, we will express in figure some examples in order to attest of the formulas accuracy. First, the possible extension of those equations to generic converter architectures is discussed.
% 3RVVLEOH H[WHQVLRQV RI WKH PHWKRG DQG UHVXOWV
The above calculations have been conducted in the special case of a 2 nd order converter to facilitate the comprehension of the phenomena; it is obviously possible to do exactly the same work with other architectures. However, in higher order modulators, order greater than 2, the errors introduced by the integration stages that are close to the quantizer have a small influence on performances because there are shaped by the loop. Thus the set of equations defined in the preceding section can be considered as a good approximation of the impact of jitter for every modulator with NRZ feedback DAC.
In the last decade, different methods have been proposed to reduce the jitter sensitivity of CT . Switched-capacitor (SC) DAC [6] and FIRDAC [7] are two techniques which have proven their efficiency. If the computation principle previously described is applied to using those correction systems, the resultant benefit can be evaluated.
We have analyzed in details the case of switched capacitor DAC and computed the new set of equations providing the jitter errors PSD. This study has shown that the calculations are comparable to those detailed in paragraph III.A. We are not going to detail them in this paper but some numerical results for a 3 rd order modulator with a SC DAC will be given in the next section.
IV. VALIDATION OF THE ANALYTICAL JITTER ERRORS
ESTIMATION
In the previous sections, our approach to estimate the impact of clock jitter on the output signal of CT has been explained. To prove the accuracy of the given formulas, they will now be compared with simulations.
$ &ORFN MLWWHU PRGHOLQJ
In order to simulate the impact of jitter on CT , temporal models of non-ideal clocks are needed. To realize clock signals presenting different phase noise profile, a voltage controlled oscillator (VCO) has been modeled. This frequency synthesis circuit has been chosen because it is simple enough to be accurately modeled and it allows us to generate a wide range of jittered clocks. This non ideal clock model has been created with Matlab Simulink blocks and used to drive CT modulators.
The phase noise profile of our VCO model is characterized by a -20dB/decade slope and a phase noise floor. The decreasing phase noise slope is a classical feature of an oscillator while the phase noise floor represents the bufferization of the clock signal. Thus, this model possesses two tuning parameters, the levels of the noise slope and noise floor, allowing us to generate different non ideal clocks. Moreover this VCO has been included in a phase locked loop (PLL) to create a more complex jittered clock.
The VCO phase noise profile can be easily translated to temporal imperfections using the classical relations between phase noise and temporal jitter [8] . In fact, the phase noise slope of the VCO corresponds to an accumulated Gaussian timing error while phase noise floor relates to an independent Gaussian temporal error. It is those two temporal imperfections that have been used to create the Matlab Simulink model of VCO. The model accuracy has been validated using phase noise profile comparisons. Figure 3 shows a validation example of the VCO model. The black curve is the theoretical phase noise level while the grey one is the phase noise profile extracted from the simulation of the Matlab VCO model. From the equations stated in section III, we know that jitter degradations are related to the architecture of the converter, the phase noise profile and the input signal PSD. To prove the precision of our jitter impact computation, formulas and simulations have been compared for different CT architecture and several phase noise profile. The comparisons have focused on two criterions, the converter output PSD and the SNR value. To simulate the impact of jitter on the performances of CT , the VCO model described in the preceding paragraph has been used to drive different converters, see Figure 4 . Finally, to demonstrate how the clock phase noise profile modifies the errors introduced by jitter, two dissimilar clocks have been defined. The frequency of both clocks is 500MHz. The first clock has a flat phase noise profile at -120dBc/Hz, whereas the second clock is a type 1 PLL, with a 500KHz cut off frequency. The PLL phase noise is equal to90dBc/Hz at 500 KHz and the phase noise floor is located at -120dBc/Hz. The phase noise profiles of those two clocks are represented on Figure 5 . For each test case, the correct superposition of the simulated PSD with the calculated one demonstrates the reliability of our jitter impact estimation method. PSD comparison examples, with the two non ideal clocks, are shown in Figure 6 and 7. The out of band PSD is not shown on those Figures because it is dominated by quantification noise. The curves correspond to the output signals of the 2 nd order feedback modulator with NRZ DAC and a sinusoidal input signal at 5MHz. The PSD superpositions are evident, and they are confirmed by the calculation of SNR values. For the white phase noise clock comparison case, the SNR achieved by the simulated converter is equal to 64.82dB and the SNR given by the equation is 64.50dB. In the second test case, the SNR values are respectively 62.63dB and 62.59dB. The same PSD and SNR comparisons have been done with the others converters and clocks and resulted in comparable conclusions on the accuracy of the jitter estimation method. The SNR values of the 12 test cases described above are summarized in Table I . The SNR from simulations are in regular characters, while those from formulas are in bold font. For information, the SNR value of the input signal sampled by non ideal clocks is also given in Table I . Those numbers correspond to the degradations introduced by a jittered clock if a DT was used.
The SNR comparison, encapsulated in table I, illustrates the accuracy of the mathematical jitter error estimation method presented in this paper. The discrepancies between calculated and simulated SNR values are indeed really small, always less than 1 dB.
Moreover, the jitter degradation dependence to the three key parameters (modulator architecture, phase noise and input signal) is highlighted by both simulations and equations. The validity of our approach of the jitter problem and the accuracy of the equations are clearly demonstrated by the given results. In this paper, a new analytical approach to solve the problem of clock jitter in &7 is presented. By focusing on continuous time components and signals, two kinds of jitter errors have been identified and mathematical equations of those errors PSD have been derived. Finally, the accuracy of the jitter errors formulas has been proven with exhaustive comparisons with simulated converters controlled by non ideal clocks.
The provided results quite clearly confirm the relation between the jitter errors and the converter architecture. This strong relationship automatically draws aside the possibility to derive a single and simple jitter error equation as it is the case for discrete time converters. However, the presented work provides an efficient mathematical method to specify the clock phase noise profile needed to achieve the targeted performances of &7 converters.
